

HIGH-SPEED 1K x 8 FOUR-PORT STATIC RAM

ADVANCE INFORMATION IDT 7050S IDT 7050L

FEATURES:

- · High-speed access
 - Military: 30/35/45ns (max.)
 - Commercial: 25/30/35/45ns (max.)
- · Low-power operation
 - IDT7050S

Active: ---mW (typ.)

Standby: ---mW (typ.)

- IDT7050L

Active: ---mW (typ.)

Standby: ---mW (typ.)

- Fully asynchronous operation from each of the four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate BUSY input to control write-inhibit for each of the four ports
- Battery backup operation—2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in several popular hermetic and plastic packages for both through-hole and surface mount
- . Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7050 is a high-speed 1K x 8 four-port static RAM designed to be used in systems where multiple access in a common RAM is required. This four-port static RAM offers increased system performance in multiprocessed systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.


The IDT7050 is also an extremely high-speed 1K x 8 four-port static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same four-port RAM location.

The IDT7050 provides four independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMÓS ™ high-performance technology, these four ports typically operate on only ---mW of power at maximum access times as fast as 25ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming ---µW from a 2V battery.

The IDT7050 is packaged in either a ceramic or plastic 108-pin PGA and 132-pin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JANUARY 1989

5

PIN CONFIGURATIONS

i ili ooni laa						
SYMBOL	PIN NAME					
A0 P1 - A9 P1	Address Lines - Port 1					
A0 P2 - A9 P2	Address Lines - Port 2					
A0 P3 - A9 P3	Address Lines - Port 3					
A0 P4 - A9 P4	Address Lines - Port 4					
1/00 P1 - I/07 P1	Data I/O - Port 1					
I/O0 P2 - I/O7 P2	Data I/O - Port 2					
I/O0 P3 - I/O7 P3	Data I/O ~ Port 3					
I/O0 P4 - I/O7 P4	Data I/O - Port 4					
R/W P1	Read/Write - Port 1					
R/W P2	Read/Write - Port 2					
R/₩ P3	Read/Write - Port 3					
R/₩ P4	Read/Write - Port 4					
GND	Ground					
CE P1	Chip Enable - Port 1					
CE P2	Chip Enable - Port 2					
CE P3	Chip Enable - Port 3					
CE P4	Chip Enable - Port 4					
ŌĒ P1	Output Enable - Port 1					
ŌĒ P2	Output Enable - Port 2					
ŌĒ P3	Output Enable - Port 3					
ŌĒ P4	Output Enable - Port 4					
BUSY P1	Write Disable - Port 1					
BUSY P2	Write Disable - Port 2					
BUSY P3	Write Disable - Port 3					
BUSY P4	Write Disable - Port 4					
Vcc	Power					
GND	Ground					

81 R/W P2	80 NC	77 A7 P2	74 A5 P2	72 A3 P2	69 A0 P2	68 A0 P3	65 A3 P3	63 A5 P3	60 A7 P3	57 NC	54.₩ ₽/₩ ₽3	12
84 BUSY P2	83 OE P2	78 A8 P2	76 NC	73 A4 P2	70 A1 P2	67 A1 P3	64 A4 P3	61 NC	59 A8 P3	56 OE P3	53 BUSY P3	11
87 A2 P1	86 A1 P1	82 CE P2	79 A9 P2	75 A6 P2	71 A2 P2	66 A2 P3	62 A6 P3	58 A9 P3	55 CE P3	51 A1 P4	50 A2 P4	10
90 A5 P1	88 A3 P1	85 A0 P1							52 A0 P4	49 A3 P4	47 A5 P4	09
92 NC	91 A6 P1	89 A4 P1							48 A4 P4	46 A6 P4	45 NC	08
95 A8 P1	94 A7 P1	93 V _{CC}				7050 in PGA			44 GND	43 A7 P4	42 A8 P4	07
96 A9 P1	97 NC	98 CE P1]		TOP	VIEW			39 CE P4	40 NC	41 A9 P4	06
99 R/W P1	100 OE P1	102 I/O0 P1]						35 Vss	37 OE P4	38 R/W P4	05
101 BUSY P1	103 I/O1 P1	106 GND	ļ						31 GND	34 1/07 P4	36 BUSY P4	04
104 I/O2 P1	105 I/O3 P1	1 I/O6 P1	V _{CC}	8 GND	12 V _{CC}	17 V _{CC}	21 GND	25 V _{CC}	28 1/02 P4	32 1/O5 P4	33 I/O6 P4	03
107 I/O4 P1	2 1/07 P1	5 I/O0 P2	7 1/02 P2	10 I/O4 P2	13 1/06 P2	16 I/O1 P3	19 I/O3 P3	22 1/05 P3	24 1/07 P3	29 1/03 P4	30 1/O4 P4	02
108 I/O5 P1	3 NC	6 1/01 P2	9 I/O3 P2	11 I/O5 P2	14 1/07 P2	15 I/O0 P3	18 I/O2 P3	20 I/O4 P3	23 I/O6 P3	26 I/O0 P4	27 1/01 P4	01
Α	В	С	D	E	F	G	Н	J	К	L	М	

NOTES:

- 1. All V_{CC} pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.

ABSOLUTE MAXIMUM RATINGS (1)

	OIL MAXIMON			
SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	ô
TBIAS	Temperature Under Bias	-55 to + 125	-65 to +135	ů
T _{STG}	Storage Temperature	-55 to + 125	-65 to +150	ů
l _{out}	DC Output Current	50	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER ⁽¹⁾	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	V _{IN} = 0V	11	ρF
Соит	Output Capacitance	V _{OUT} = 0V	11	рF

NOTE:

 This parameter is determined by device characterization but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	Vcc
Military	-55°C to +125°C	٥٧	5.0V ± 10%
Commercial	0°C to +70°C	ov	5.0V ± 10%

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{cc}	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
V _{IH}	Input High Voltage	2.2		6.0	٧
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	٧

NOTE:

1. V_{IL} (min.) = -3.0V for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ($V_{CC} = 5.0V \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITIONS	IDT	7050\$	IDT7	050L	UNIT
SIMBOL	FARAMEICH	TEST COMPITIONS	MIN.	MAX.	MIN.	MAX.	CALL
li _u l-	Input Leakage Current	$V_{CC} = 5.5V$, $V_{IN} = 0V$ to V_{CC}	-	10	_	5	μА
الما	Output Leakage Current	CE = V _{IH} V _{OUT} = 0V to V _{CC}		10	_	5	μА
V _{OL}	Output Low Voltage	I _{OL} = 4mA	_	0.4	_	0.4	٧
N ^{OH}	Output High Voltage	1 _{OH} = -4mA	2.4		2.4	-	٧

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (1, 2) ($V_{CC} = 5.0V \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION	VERS	SION	IDT705 TYP.	60х25 ⁽³⁾ МАХ.	IDT70	50x30 MAX.	IDT70 TYP.	50x35 MAX.	IDT70 TYP.	50x45 MAX.	UNIT
I _{CC1} Supply Current (All Ports Active)	CE = V _{IL} Outputs Open	MIL.	S			_	360 300	-	360 300	1	360 300	mA	
	$f = 0^{(4)}$	COM'L.	S L	_	300 250	_	300 250	1 1	300 250	_	300 250	IIIA	
Dynamic Operating Current (All Ports Active)	ČE = V _{IL} Outputs Open	MIL.	SL		1 1	_	400 335		395 330	-	390 325	mA	
		COM'L.	o J	_	350 295	-	340 285	1 1	335 280	_	330 275	IIIA	
	Standby Current (All Ports – TTL	CE ≥ V _{IH}	MIL.	SL	_	1 1	-	115 85	1 1	110 80	-	105 75	mA
'SB	Level Inputs)	$f = f_{MAX}(5)$	COM'L.	S	-	85 70	-	80 65	1 1	75 60	-	70 55	IIIA
38, [(500), 513 Hi 51100	Full Standby Current	All Ports CE ≥ V _{CC} -0.2V	MIL.	S	_	1 1	_	15 4.5	1 1	15 4.5	_	15 4.5	
	$V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V, f = 0^{(4)}$	COM'L.	S	-	5 1.5	-	5 1.5		5 1.5	-	5 1.5	mA	

- 1. "x" in part number indicates power rating (S or L).
- 2. V_{CC} = 5V, T_A = +25°C for TYP.
- 3. 0°C to +70°C temperature range only.
- 4. f = 0 means no address or control lines change.
- 5. At $t = t_{MAX}$, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of $1/t_{IRC}$, and using "AC Test Conditions" of input levels of GND to 3V.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES⁽¹⁾


(L Version Only) $V_{IC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.(1)	MAX.	UNIT
V _{DR}	V _{CC} for Data Retention			2.0	-	-	٧
	I _{CCDR} Data Retention Current	V _{CC} = 2V	MIL.	1	-	1800	
CCDR		CE ≥ V _{HC}	COM'L.	-	-	600	μА
t _{CDR} (3)	Chip Deselect to Data Retention Time	$V_{IN} \ge V_{HC} \text{ or } \le V_{LC}$		0	-	-	ns
t _R (3)	Operation Recovery Time			t _{RC} (2)	-	-	ns

NOTES:

- 1. $V_{CC} = 2V, T_A = +25$ °C
- 2. t_{RC} = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

LOW VCC DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2




Figure 1. Output Load




Figure 2. Output Load (for t_{LZ} , t_{HZ} , t_{WZ} , t_{OW})

*Including scope and jig.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

SYMBOL	PARAMETER	IDT7050 IDT7050 MIN.	0825 ^(1, 3) 0L25 ^(1, 3) MAX.		50\$30 50L30 MAX.		50S35 50L35 MAX.		050\$45 050L45 MAX.	UNIT
READ CY	CLE									
tac	Read Cycle Time	25	-	30	_	35	_	45		ns
taa	Address Access Time	-	25	_	30	1	35	ı	45	ns
t _{ACE}	Chip Enable Access Time	-	25	-	30		35	ı	45	ns
tAGE	Output Enable Access Time	_	15		20	-	25	ı	30	ns
t _{OH}	Output Hold From Address Change	0	1	0	. –	0		0		ns
t _{LZ}	Output Low Z Time (1, 2)	3	-	3	-	5	-	5	_	ns
t _{HZ}	Output High Z Time ^(1, 2)	-	15	_	15	_	15		20	ns
t _{PU}	Chip Enable to Power Up Time (2)	0	-	. 0	_	0	-	0	_	ns
t _{PD}	Chip Disable to Power Down Time(2)	-	20	-	30	_	50	_	50	ns


NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. 0°C to +70°C temperature range only.

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1, 3)



- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled, $\overline{CE} = V_{IL}$
- 3. Addresses valid prior to or coincident with CE transition low.
- 4. $\overline{OE} = V_{IL}$


7

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE


SYMBOL	PARAMETER	IDT7050\$25 ⁽⁷⁾ IDT7050L25 ⁽⁷⁾ MIN. MAX.		IDT7050S30 IDT7050L30 MIN. MAX.		IDT7050835 IDT7050L35 MIN. MAX.		IDT7050S45 IDT7050L45 MIN. MAX.		UNIT
WRITE C	YCLE									
twc	Write Cycle Time	25	-	30	_	35	_	45	_	ns
t _{EW}	Chip Enable to End of Write	20	_	25	-	30	-	35	_	ns
t _{AW}	Address Valid to End of Write	20	_	25	-	30	-	35	_	ns
tas	Address Set-up Time	0	_	0	-	0	-	0	-	ns
t _{WP}	Write Pulse Width (3)	20		25	_	30	_	35	_	ns
t _{WR}	Write Recovery Time	5		5	_	5	_	5	_	ns
tow	Data Valid to End of Write	15	_	15	-	20	-	20	_	ns
t _{HZ}	Output High Z Time ^(1,2)	_	15	_	15	-	15	_	20	ns
t _{DH}	Data Hold Time	0	_	0	-	0	_	0	-	ns
t _{wz}	Write Enabled to Output in High Z ^(1,2)	_	15	_	15	_	15	_	20	ns
tow	Output Active From End of Write (1,2)	0	_	0	_	0		0	_	ns
twop	Write Pulse to Data Delay ⁽⁴⁾	-	40	-	50		60	_	70	ns
t _{DDD}	Write Data Valid to Read Data Delay(4)	-	30	-	35	-	40	-	45	ns
BUSY IN	PUT TIMING			•						
t _{WB}	Write to Busy (5)	0	_	0	-	0	_	0	-	ns
t _{wH}	Write Hold After Busy (6)	15	_	20	-	20	_	20	_	nş

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
- 5. To ensure that the write cycle is inhibited during contention.
- 6. To ensure that a write cycle is completed after contention.
- 7. 0°C to +70°C temperature range only.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING (1,2,3,7)




TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING (1, 2, 3, 5)



- R/W must be high during all address transitions.
- 2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a low R/\overline{W} .
- 3. $t_{\mbox{\scriptsize WR}}$ is measured from the earlier of $\overline{\mbox{\scriptsize CE}}$ or $\mbox{\scriptsize R/W}$ going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the RIW low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + t_{DW}) to allow the t/O drivers to turn off data to be placed on the bus for the required t_{DW}. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP}.

1


TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY (1, 2, 3)



NOTES:

- 1. Assume BUSY input at HI and CE at LO for the writing port.
- 2. Write cycle parameters should be adhered to, to ensure proper writing.
- 3. Device is continuously enabled for any of the reading ports which has its $\overline{\text{OE}}$ at LO.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT



FUNCTIONAL DESCRIPTION:

The IDT7050 provides four ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.

TABLE I-READ/WRITE CONTROL

ANY PORT (1)				FUNCTION
R/W	ČE	ŌE	Do-7	
×	H	×	z	Port Disabled and In Power Down Mode
х	н	х	z	CE _{P1} = CE _{P2} = CE _{P3} = CE _{P4} , = H Power Down Mode, I _{SB1} or I _{SB}
L	L	Х	DATAIN	Data on Port Written Into Memory (2.3)
Н	L	L	DATA _{OUT}	Data in Memory Output on Port
х	х	н	Z	High Impedance Outputs

- 1. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE
- 2. If BUSY = LOW, data is not written.
- For valid write operation, no more than one port can write to the same address location at the same time.